Programmable architectures, including micro-coded data-parallel accelerators, are the backbone processing engines in high performance ASICs. Traditionally, such architectures have been implemented at ...