16-bit Register-Transfer-Level CPU written in verilog Project Overview: This project is the implementation of a CPU designed in verilog that processes 16-bit instructions. The CPU is integrated to ...
A complete 6-stage non-pipelined 16-bit CPU architecture that runs in Vivado simulation. This CPU has 6 components: a register file, a decoder, an ALU, a control unit, a program counter, and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback