Power Delivery Network (PDN) has traditionally been a disjointed design problem with chip, package and board engineers doing their part of the design with margins assumed for the other parts. As 45nm ...