This project implements a single-cycle (non-pipelined) MIPS processor in VHDL, supporting a 16-instruction subset of the MIPS ISA. Designed and simulated using Vivado, this project demonstrates an ...
This repository contains the implementation of a 32-bit, single-cycle processor that follows the base RISC-V instruction set specification (RV32I). The project is developed entirely in VHDL (2008 ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback