This project focuses on fine-tuning a language model to generate accurate Verilog code for integrated circuit (IC) design, specifically targeting the instantiation of Verilog modules like the ...